{ "n_raw_rows": 248, "n_fitted": 247, "wuji_excluded": 1, "year_range": [ 1970, 2026 ], "full_trend_plain_ols": { "n": 247, "slope": 0.47087628976742285, "intercept": -917.4452114750001, "r2": 0.914924252579985, "p": 4.239017088100344e-133, "se": 0.009173479552118046, "ci": [ 0.4528073428633854, 0.4889452366714603 ], "doubling_years": 2.1237000497390177, "doubling_years_ci": [ 2.0452188200208106, 2.208444751969726 ] }, "full_trend_year_clustered": { "n": 247, "n_years": 56, "slope": 0.47087628976742496, "ci": [ 0.45455149405042367, 0.48720108548442626 ], "p": 0.0, "t": 56.533667257891274, "r2": 0.9149242525799847, "doubling_years": 2.123700049739008, "doubling_years_ci": [ 2.052540582921106, 2.1999707691843366 ] }, "doubling_excludes_18mo_folklore": true, "doubling_excludes_2yr_moore_1975": true, "era_split": { "split_year": 2009.0, "early_n": 123, "late_n": 124, "early": { "n": 123, "slope": 0.4816684267529086, "intercept": -938.9312422204328, "r2": 0.8778349902537429, "p": 4.443621672986851e-57, "se": 0.01633512519496223, "ci": [ 0.44932873783593363, 0.5140081156698836 ], "doubling_years": 2.0761169810139757 }, "late": { "n": 124, "slope": 0.40976462763654314, "intercept": -794.1923076438048, "r2": 0.34581541846245534, "p": 6.914688214054669e-13, "se": 0.05102494275133304, "ci": [ 0.30875565716621656, 0.5107735981068697 ], "doubling_years": 2.440425387051684 }, "interaction": { "coef": -0.07190379911631027, "p": 0.1622824201177504, "ci": [ -0.17294881496921966, 0.029141216736599126 ] } }, "recent_since_2017": { "n": 76, "slope": 0.5353215889168825, "intercept": -1047.7248656932209, "r2": 0.49399111672119533, "p": 1.4695196056909474e-12, "se": 0.06298228306521378, "ci": [ 0.40982665048364664, 0.6608165273501184 ], "doubling_years": 1.8680360006090964, "doubling_years_ci": [ 1.5132793424674336, 2.440056054968302 ] }, "table": [ { "processor": "MP944 (20-bit, 6-chip, 28 chips total)", "transistor_count": 74442.0, "year": 1970, "designer": "Garrett AiResearch", "process_nm_raw": "?", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.403456+00:00", "log2t": 16.183829195711173 }, { "processor": "Intel 4004 (4-bit, 16-pin)", "transistor_count": 2250.0, "year": 1971, "designer": "Intel", "process_nm_raw": "10,000\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.403531+00:00", "log2t": 11.1357092861044 }, { "processor": "TMX 1795 (8-bit, 24-pin)", "transistor_count": 3078.0, "year": 1971, "designer": "Texas Instruments", "process_nm_raw": "?", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.403559+00:00", "log2t": 11.58777751632821 }, { "processor": "Intel 8008 (8-bit, 18-pin)", "transistor_count": 3500.0, "year": 1972, "designer": "Intel", "process_nm_raw": "10,000\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.403581+00:00", "log2t": 11.77313920671969 }, { "processor": "NEC \u03bcCOM-4 (4-bit, 42-pin)", "transistor_count": 2500.0, "year": 1973, "designer": "NEC", "process_nm_raw": "7,500\u00a0nm[18]", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.403621+00:00", "log2t": 11.287712379549449 }, { "processor": "Toshiba TLCS-12 (12-bit)", "transistor_count": 11000.0, "year": 1973, "designer": "Toshiba", "process_nm_raw": "6,000\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.403642+00:00", "log2t": 13.425215903299383 }, { "processor": "Intel 4040 (4-bit, 16-pin)", "transistor_count": 3000.0, "year": 1974, "designer": "Intel", "process_nm_raw": "10,000\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.403662+00:00", "log2t": 11.550746785383243 }, { "processor": "Motorola 6800 (8-bit, 40-pin)", "transistor_count": 4100.0, "year": 1974, "designer": "Motorola", "process_nm_raw": "6,000\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.403683+00:00", "log2t": 12.001408194392809 }, { "processor": "HP Nanoprocessor (8-bit, 40-pin)", "transistor_count": 4639.0, "year": 1974, "designer": "Hewlett-Packard", "process_nm_raw": "?", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.403743+00:00", "log2t": 12.179598130849836 }, { "processor": "Intel 8080 (8-bit, 40-pin)", "transistor_count": 6000.0, "year": 1974, "designer": "Intel", "process_nm_raw": "6,000\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.403702+00:00", "log2t": 12.550746785383243 }, { "processor": "TMS 1000 (4-bit, 28-pin)", "transistor_count": 8000.0, "year": 1974, "designer": "Texas Instruments", "process_nm_raw": "8,000\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.403723+00:00", "log2t": 12.965784284662087 }, { "processor": "Intersil IM6100 (12-bit, 40-pin; clone of PDP-8)", "transistor_count": 4000.0, "year": 1975, "designer": "Intersil", "process_nm_raw": "?", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.403783+00:00", "log2t": 11.965784284662087 }, { "processor": "MOS Technology 6502 (8-bit, 40-pin)", "transistor_count": 4528.0, "year": 1975, "designer": "MOS Technology", "process_nm_raw": "8,000\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.403763+00:00", "log2t": 12.144658242831882 }, { "processor": "CDP 1801 (8-bit, 2-chip, 40-pin)", "transistor_count": 5000.0, "year": 1975, "designer": "RCA", "process_nm_raw": "?", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.403803+00:00", "log2t": 12.287712379549449 }, { "processor": "Zilog Z80 (8-bit, 4-bit ALU, 40-pin)", "transistor_count": 8500.0, "year": 1976, "designer": "Zilog", "process_nm_raw": "4,000\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.403842+00:00", "log2t": 13.053247125912426 }, { "processor": "TMS9900 (16-bit)", "transistor_count": 8000.0, "year": 1976, "designer": "Texas Instruments", "process_nm_raw": "6,000\u00a0nm[23]", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.403881+00:00", "log2t": 12.965784284662087 }, { "processor": "Intel 8085 (8-bit, 40-pin)", "transistor_count": 6500.0, "year": 1976, "designer": "Intel", "process_nm_raw": "3,000\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.403862+00:00", "log2t": 12.66622400280318 }, { "processor": "RCA 1802 (8-bit, 40-pin)", "transistor_count": 5000.0, "year": 1976, "designer": "RCA", "process_nm_raw": "5,000\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.403822+00:00", "log2t": 12.287712379549449 }, { "processor": "Bellmac-8 (8-bit)", "transistor_count": 7000.0, "year": 1977, "designer": "Bell Labs", "process_nm_raw": "5,000\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.403899+00:00", "log2t": 12.77313920671969 }, { "processor": "Motorola 6809 (8-bit with some 16-bit features, 40-pin)", "transistor_count": 9000.0, "year": 1978, "designer": "Motorola", "process_nm_raw": "5,000\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.403919+00:00", "log2t": 13.1357092861044 }, { "processor": "Intel 8086 (16-bit, 40-pin)", "transistor_count": 29000.0, "year": 1978, "designer": "Intel", "process_nm_raw": "3,000\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.403936+00:00", "log2t": 14.82376527978966 }, { "processor": "Zilog Z8000 (16-bit)", "transistor_count": 17500.0, "year": 1979, "designer": "Zilog", "process_nm_raw": "5,000-6,000\u00a0nm (design rules)", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.403955+00:00", "log2t": 14.095067301607054 }, { "processor": "Intel 8088 (16-bit, 8-bit data bus)", "transistor_count": 29000.0, "year": 1979, "designer": "Intel", "process_nm_raw": "3,000\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.403973+00:00", "log2t": 14.82376527978966 }, { "processor": "Motorola 68000 (16/32-bit, 32-bit registers, 16-bit ALU)", "transistor_count": 68000.0, "year": 1979, "designer": "Motorola", "process_nm_raw": "3,500\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.403992+00:00", "log2t": 16.053247125912428 }, { "processor": "Intel 8051 (8-bit, 40-pin)", "transistor_count": 50000.0, "year": 1980, "designer": "Intel", "process_nm_raw": "?", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.404014+00:00", "log2t": 15.609640474436812 }, { "processor": "WDC 65C02", "transistor_count": 11500.0, "year": 1981, "designer": "WDC", "process_nm_raw": "3,000\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.404033+00:00", "log2t": 13.4893462407191 }, { "processor": "ROMP (32-bit)", "transistor_count": 45000.0, "year": 1981, "designer": "IBM", "process_nm_raw": "2,000\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.404051+00:00", "log2t": 15.45763738099176 }, { "processor": "Intel 80186 (16-bit, 68-pin)", "transistor_count": 55000.0, "year": 1982, "designer": "Intel", "process_nm_raw": "3,000\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.404069+00:00", "log2t": 15.747143998186747 }, { "processor": "Intel 80286 (16-bit, 68-pin)", "transistor_count": 134000.0, "year": 1982, "designer": "Intel", "process_nm_raw": "1,500\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.404091+00:00", "log2t": 17.03187347511986 }, { "processor": "WDC 65C816 (8/16-bit)", "transistor_count": 22000.0, "year": 1983, "designer": "WDC", "process_nm_raw": "3,000\u00a0nm[29]", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.404110+00:00", "log2t": 14.425215903299383 }, { "processor": "Motorola 68020 (32-bit; 114 pins used)", "transistor_count": 190000.0, "year": 1984, "designer": "Motorola", "process_nm_raw": "2,000\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.404147+00:00", "log2t": 17.535639892993036 }, { "processor": "NEC V20", "transistor_count": 63000.0, "year": 1984, "designer": "NEC", "process_nm_raw": "?", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.404128+00:00", "log2t": 15.943064208162003 }, { "processor": "Novix NC4016 (16-bit)", "transistor_count": 16000.0, "year": 1985, "designer": "Harris Corporation", "process_nm_raw": "3,000\u00a0nm[33]", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.404200+00:00", "log2t": 13.965784284662087 }, { "processor": "ARM 1 (32-bit; no cache)", "transistor_count": 25000.0, "year": 1985, "designer": "Acorn", "process_nm_raw": "3,000\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.404182+00:00", "log2t": 14.609640474436812 }, { "processor": "Intel 80386 (32-bit, 132-pin; no cache)", "transistor_count": 275000.0, "year": 1985, "designer": "Intel", "process_nm_raw": "1,500\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.404164+00:00", "log2t": 18.06907209307411 }, { "processor": "ARM 2 (32-bit, 84-pin; no cache)", "transistor_count": 27000.0, "year": 1986, "designer": "Acorn", "process_nm_raw": "2,000\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.404257+00:00", "log2t": 14.720671786825555 }, { "processor": "Z80000 (32-bit; very small cache)", "transistor_count": 91000.0, "year": 1986, "designer": "Zilog", "process_nm_raw": "?", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.404275+00:00", "log2t": 16.47357892486078 }, { "processor": "SPARC MB86900 (32-bit; no cache)", "transistor_count": 110000.0, "year": 1986, "designer": "Fujitsu", "process_nm_raw": "1,200\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.404219+00:00", "log2t": 16.747143998186747 }, { "processor": "NEC V60[35] (32-bit; no cache)", "transistor_count": 375000.0, "year": 1986, "designer": "NEC", "process_nm_raw": "1,500\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.404238+00:00", "log2t": 18.516531070045332 }, { "processor": "Motorola 68030 (32-bit, very small caches)", "transistor_count": 273000.0, "year": 1987, "designer": "Motorola", "process_nm_raw": "800\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.404331+00:00", "log2t": 18.05854142558194 }, { "processor": "NEC V70[35] (32-bit; no cache)", "transistor_count": 385000.0, "year": 1987, "designer": "NEC", "process_nm_raw": "1,500\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.404294+00:00", "log2t": 18.554498920244352 }, { "processor": "TI Explorer's 32-bit Lisp machine chip", "transistor_count": 553000.0, "year": 1987, "designer": "Texas Instruments", "process_nm_raw": "2,000\u00a0nm[39]", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.404350+00:00", "log2t": 19.076919954896795 }, { "processor": "Hitachi Gmicro/200[37]", "transistor_count": 730000.0, "year": 1987, "designer": "Hitachi", "process_nm_raw": "1,000\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.404312+00:00", "log2t": 19.477536938429466 }, { "processor": "DEC WRL MultiTitan", "transistor_count": 180000.0, "year": 1988, "designer": "DEC WRL", "process_nm_raw": "1,500\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.404371+00:00", "log2t": 17.457637380991763 }, { "processor": "Intel i960 (32-bit, 33-bit memory subsystem, no cache)", "transistor_count": 250000.0, "year": 1988, "designer": "Intel", "process_nm_raw": "1,500\u00a0nm[42]", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.404388+00:00", "log2t": 17.931568569324174 }, { "processor": "Intel 80486 (32-bit, 8\u00a0KB cache)", "transistor_count": 1180235.0, "year": 1989, "designer": "Intel", "process_nm_raw": "1,000\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.404442+00:00", "log2t": 20.170642716690455 }, { "processor": "Intel i860 (32/64-bit, 128-bit SIMD, cache, VLIW)", "transistor_count": 1000000.0, "year": 1989, "designer": "Intel", "process_nm_raw": "?", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.404424+00:00", "log2t": 19.931568569324174 }, { "processor": "Intel i960CA (32-bit, cache)", "transistor_count": 600000.0, "year": 1989, "designer": "Intel", "process_nm_raw": "800\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.404406+00:00", "log2t": 19.194602975157967 }, { "processor": "ARM 3 (32-bit, 4\u00a0KB cache)", "transistor_count": 310000.0, "year": 1989, "designer": "Acorn", "process_nm_raw": "1,500\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.404462+00:00", "log2t": 18.241908689936324 }, { "processor": "Motorola 68040 (32-bit, 8\u00a0KB caches)", "transistor_count": 1200000.0, "year": 1990, "designer": "Motorola", "process_nm_raw": "650\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.404501+00:00", "log2t": 20.194602975157967 }, { "processor": "POWER1 (9-chip module, 72 kB of cache)", "transistor_count": 6900000.0, "year": 1990, "designer": "IBM", "process_nm_raw": "1,000\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.404481+00:00", "log2t": 22.718164931214982 }, { "processor": "ARM 6 (32-bit, no cache for this 60 variant)", "transistor_count": 35000.0, "year": 1991, "designer": "ARM", "process_nm_raw": "800\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.404537+00:00", "log2t": 15.095067301607054 }, { "processor": "R4000 (64-bit, 16\u00a0KB of caches)", "transistor_count": 1350000.0, "year": 1991, "designer": "MIPS", "process_nm_raw": "1,000\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.404519+00:00", "log2t": 20.36452797660028 }, { "processor": "Hitachi SH-1 (32-bit, no cache)", "transistor_count": 600000.0, "year": 1992, "designer": "Hitachi", "process_nm_raw": "800\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.404557+00:00", "log2t": 19.194602975157967 }, { "processor": "Intel i960CF (32-bit, cache)", "transistor_count": 900000.0, "year": 1992, "designer": "Intel", "process_nm_raw": "?", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.404575+00:00", "log2t": 19.779565475879124 }, { "processor": "Alpha 21064 (64-bit, 290-pin; 16\u00a0KB of caches)", "transistor_count": 1680000.0, "year": 1992, "designer": "DEC", "process_nm_raw": "750\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.404595+00:00", "log2t": 20.68002980232821 }, { "processor": "Hitachi HARP-1 (32-bit, cache)", "transistor_count": 2800000.0, "year": 1993, "designer": "Hitachi", "process_nm_raw": "500\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.404616+00:00", "log2t": 21.416995396494414 }, { "processor": "Pentium (32-bit, 16\u00a0KB of caches)", "transistor_count": 3100000.0, "year": 1993, "designer": "Intel", "process_nm_raw": "800\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.404635+00:00", "log2t": 21.563836784823685 }, { "processor": "POWER2 (8-chip module, 288 kB of cache)", "transistor_count": 23037000.0, "year": 1993, "designer": "IBM", "process_nm_raw": "720\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.404655+00:00", "log2t": 24.45744951784404 }, { "processor": "PowerPC 601 (32-bit, 32\u00a0KB of caches)", "transistor_count": 2800000.0, "year": 1994, "designer": "Apple, IBM, Motorola", "process_nm_raw": "600\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.404734+00:00", "log2t": 21.416995396494414 }, { "processor": "Motorola 68060 (32-bit, 16\u00a0KB of caches)", "transistor_count": 2500000.0, "year": 1994, "designer": "Motorola", "process_nm_raw": "600\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.404714+00:00", "log2t": 21.253496664211536 }, { "processor": "PowerPC 603 (32-bit, 16\u00a0KB of caches)", "transistor_count": 1600000.0, "year": 1994, "designer": "Apple, IBM, Motorola", "process_nm_raw": "500\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.404754+00:00", "log2t": 20.609640474436812 }, { "processor": "ARM700 (32-bit; 8\u00a0KB cache)", "transistor_count": 578977.0, "year": 1994, "designer": "ARM", "process_nm_raw": "700\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.404674+00:00", "log2t": 19.1431465123836 }, { "processor": "MuP21 (21-bit,[50] 40-pin; includes video)", "transistor_count": 7000.0, "year": 1994, "designer": "Offete Enterprises", "process_nm_raw": "1,200\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.404694+00:00", "log2t": 12.77313920671969 }, { "processor": "SA-110 (32-bit, 32\u00a0KB of caches)", "transistor_count": 2500000.0, "year": 1995, "designer": "Acorn, DEC, Apple", "process_nm_raw": "350\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.404812+00:00", "log2t": 21.253496664211536 }, { "processor": "PowerPC 603e (32-bit, 32\u00a0KB of caches)", "transistor_count": 2600000.0, "year": 1995, "designer": "Apple, IBM, Motorola", "process_nm_raw": "500\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.404774+00:00", "log2t": 21.310080192577903 }, { "processor": "PA-8000 64-bit, no cache", "transistor_count": 3800000.0, "year": 1995, "designer": "HP", "process_nm_raw": "500\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.404851+00:00", "log2t": 21.857567987880397 }, { "processor": "Pentium Pro (32-bit, 16\u00a0KB of caches;[56] L2 cache on-package, but on separate die)", "transistor_count": 5500000.0, "year": 1995, "designer": "Intel", "process_nm_raw": "500\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.404831+00:00", "log2t": 22.39100018796147 }, { "processor": "Alpha 21164 EV5 (64-bit, 112 kB cache)", "transistor_count": 9300000.0, "year": 1995, "designer": "DEC", "process_nm_raw": "500\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.404793+00:00", "log2t": 23.148799285544843 }, { "processor": "AMD K5 (32-bit, caches)", "transistor_count": 4300000.0, "year": 1996, "designer": "AMD", "process_nm_raw": "500\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.404889+00:00", "log2t": 22.03590522913891 }, { "processor": "Alpha 21164A EV56 (64-bit, 112 kB cache)", "transistor_count": 9660000.0, "year": 1996, "designer": "DEC", "process_nm_raw": "350\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.404869+00:00", "log2t": 23.203591758385222 }, { "processor": "F21 (21-bit; includes e.g. video)", "transistor_count": 15000.0, "year": 1997, "designer": "Offete Enterprises", "process_nm_raw": "?", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.404950+00:00", "log2t": 13.872674880270605 }, { "processor": "AVR (8-bit, 40-pin; w/memory)", "transistor_count": 140000.0, "year": 1997, "designer": "Nordic VLSI/Atmel", "process_nm_raw": "?", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.404969+00:00", "log2t": 17.095067301607052 }, { "processor": "Pentium II Klamath (32-bit, 64-bit SIMD, caches)", "transistor_count": 7500000.0, "year": 1997, "designer": "Intel", "process_nm_raw": "350\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.404912+00:00", "log2t": 22.838459164932694 }, { "processor": "AMD K6 (32-bit, caches)", "transistor_count": 8800000.0, "year": 1997, "designer": "AMD", "process_nm_raw": "350\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.404931+00:00", "log2t": 23.06907209307411 }, { "processor": "Pentium II Deschutes (32-bit, large cache)", "transistor_count": 7500000.0, "year": 1998, "designer": "Intel", "process_nm_raw": "250\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.404989+00:00", "log2t": 22.838459164932694 }, { "processor": "Alpha 21264 EV6 (64-bit)", "transistor_count": 15200000.0, "year": 1998, "designer": "DEC", "process_nm_raw": "350\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.405008+00:00", "log2t": 23.857567987880397 }, { "processor": "Hitachi SH-4 (32-bit, caches)[62]", "transistor_count": 3200000.0, "year": 1998, "designer": "Hitachi", "process_nm_raw": "250\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.405046+00:00", "log2t": 21.609640474436812 }, { "processor": "Alpha 21164PC PCA57 (64-bit, 48 kB cache)", "transistor_count": 5700000.0, "year": 1998, "designer": "Samsung", "process_nm_raw": "280\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.405027+00:00", "log2t": 22.44253048860155 }, { "processor": "ARM 9TDMI (32-bit, no cache)", "transistor_count": 111000.0, "year": 1999, "designer": "Acorn", "process_nm_raw": "350\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.405065+00:00", "log2t": 16.760200151012192 }, { "processor": "Pentium III Katmai (32-bit, 128-bit SIMD, caches)", "transistor_count": 9500000.0, "year": 1999, "designer": "Intel", "process_nm_raw": "250\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.405087+00:00", "log2t": 23.17949608276776 }, { "processor": "Emotion Engine (64-bit, 128-bit SIMD, cache)", "transistor_count": 12000000.0, "year": 1999, "designer": "Sony, Toshiba", "process_nm_raw": "250\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.405116+00:00", "log2t": 23.516531070045332 }, { "processor": "AMD K6-III (32-bit, caches)", "transistor_count": 21300000.0, "year": 1999, "designer": "AMD", "process_nm_raw": "250\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.405158+00:00", "log2t": 24.34435009466265 }, { "processor": "AMD K7 (32-bit, caches)", "transistor_count": 22000000.0, "year": 1999, "designer": "AMD", "process_nm_raw": "250\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.405177+00:00", "log2t": 24.39100018796147 }, { "processor": "Pentium II Mobile Dixon (32-bit, caches)", "transistor_count": 27400000.0, "year": 1999, "designer": "Intel", "process_nm_raw": "180\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.405139+00:00", "log2t": 24.707672557397338 }, { "processor": "Pentium 4 Willamette (32-bit, large cache)", "transistor_count": 42000000.0, "year": 2000, "designer": "Intel", "process_nm_raw": "180\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.405231+00:00", "log2t": 25.323885992102934 }, { "processor": "Gekko (32-bit, large cache)", "transistor_count": 21000000.0, "year": 2000, "designer": "IBM, Nintendo", "process_nm_raw": "180\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.405195+00:00", "log2t": 24.323885992102934 }, { "processor": "Pentium III Coppermine (32-bit, large cache)", "transistor_count": 21000000.0, "year": 2000, "designer": "Intel", "process_nm_raw": "180\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.405213+00:00", "log2t": 24.323885992102934 }, { "processor": "Pentium III Tualatin (32-bit, large cache)", "transistor_count": 45000000.0, "year": 2001, "designer": "Intel", "process_nm_raw": "130\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.405268+00:00", "log2t": 25.423421665653848 }, { "processor": "SPARC64 V (64-bit, large cache)", "transistor_count": 191000000.0, "year": 2001, "designer": "Fujitsu", "process_nm_raw": "130\u00a0nm[68]", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.405249+00:00", "log2t": 27.508997397359924 }, { "processor": "Pentium 4 Northwood (32-bit, large cache)", "transistor_count": 55000000.0, "year": 2002, "designer": "Intel", "process_nm_raw": "130\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.405285+00:00", "log2t": 25.712928282848832 }, { "processor": "Itanium 2 McKinley (64-bit, large cache)", "transistor_count": 220000000.0, "year": 2002, "designer": "Intel", "process_nm_raw": "180\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.405304+00:00", "log2t": 27.712928282848832 }, { "processor": "Alpha 21364 (64-bit, 946-pin, SIMD, very large caches)", "transistor_count": 152000000.0, "year": 2003, "designer": "DEC", "process_nm_raw": "180\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.405322+00:00", "log2t": 27.17949608276776 }, { "processor": "Itanium 2 Madison 6M (64-bit)", "transistor_count": 410000000.0, "year": 2003, "designer": "Intel", "process_nm_raw": "130\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.405399+00:00", "log2t": 28.61104866882962 }, { "processor": "AMD K8 (64-bit, large cache)", "transistor_count": 105900000.0, "year": 2003, "designer": "AMD", "process_nm_raw": "130\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.405362+00:00", "log2t": 26.658127348429147 }, { "processor": "PlayStation 2 single chip (CPU + GPU)", "transistor_count": 53500000.0, "year": 2003, "designer": "Sony, Toshiba", "process_nm_raw": "90\u00a0nm[72] 130\u00a0nm[73][74]", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.405419+00:00", "log2t": 25.67303555572532 }, { "processor": "AMD K7 Barton (32-bit, large cache)", "transistor_count": 54300000.0, "year": 2003, "designer": "AMD", "process_nm_raw": "130\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.405343+00:00", "log2t": 25.694448862241174 }, { "processor": "Pentium M Banias (32-bit)", "transistor_count": 77000000.0, "year": 2003, "designer": "Intel", "process_nm_raw": "130\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.405380+00:00", "log2t": 26.198355110019076 }, { "processor": "Pentium 4 Prescott (32-bit, large cache)", "transistor_count": 112000000.0, "year": 2004, "designer": "Intel", "process_nm_raw": "90\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.405439+00:00", "log2t": 26.73892349138178 }, { "processor": "Pentium M Dothan (32-bit)", "transistor_count": 144000000.0, "year": 2004, "designer": "Intel", "process_nm_raw": "90\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.405458+00:00", "log2t": 27.101493570766486 }, { "processor": "SPARC64 V+ (64-bit, large cache)", "transistor_count": 400000000.0, "year": 2004, "designer": "Fujitsu", "process_nm_raw": "90\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.405477+00:00", "log2t": 28.575424759098897 }, { "processor": "Itanium 2 (64-bit;9\u00a0MB cache)", "transistor_count": 592000000.0, "year": 2004, "designer": "Intel", "process_nm_raw": "130\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.405497+00:00", "log2t": 29.141021934953123 }, { "processor": "Xenon (64-bit, 128-bit SIMD, large cache)", "transistor_count": 165000000.0, "year": 2005, "designer": "IBM", "process_nm_raw": "90\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.405554+00:00", "log2t": 27.29789078356999 }, { "processor": "Pentium 4 Prescott-2M (32-bit, large cache)", "transistor_count": 169000000.0, "year": 2005, "designer": "Intel", "process_nm_raw": "90\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.405517+00:00", "log2t": 27.33244800560636 }, { "processor": "Pentium D Smithfield (64-bit, large cache)", "transistor_count": 228000000.0, "year": 2005, "designer": "Intel", "process_nm_raw": "90\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.405536+00:00", "log2t": 27.764458583488917 }, { "processor": "Cell (32-bit, cache)", "transistor_count": 250000000.0, "year": 2005, "designer": "Sony, IBM, Toshiba", "process_nm_raw": "90\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.405572+00:00", "log2t": 27.897352853986263 }, { "processor": "Pentium D Presler (64-bit, large cache)", "transistor_count": 362000000.0, "year": 2006, "designer": "Intel", "process_nm_raw": "65\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.405629+00:00", "log2t": 28.431414456407378 }, { "processor": "Dual-core Itanium 2 (64-bit, SIMD, large caches)", "transistor_count": 1700000000.0, "year": 2006, "designer": "Intel", "process_nm_raw": "90\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.405669+00:00", "log2t": 30.662887600349237 }, { "processor": "Pentium 4 Cedar Mill (32-bit, large cache)", "transistor_count": 184000000.0, "year": 2006, "designer": "Intel", "process_nm_raw": "65\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.405591+00:00", "log2t": 27.455130525381186 }, { "processor": "Core 2 Duo Conroe (dual-core 64-bit, large caches)", "transistor_count": 291000000.0, "year": 2006, "designer": "Intel", "process_nm_raw": "65\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.405649+00:00", "log2t": 28.11644391223246 }, { "processor": "ARM Cortex-A9 (32-bit, (optional) SIMD, caches)", "transistor_count": 26000000.0, "year": 2007, "designer": "ARM", "process_nm_raw": "45\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.405706+00:00", "log2t": 24.632008287465265 }, { "processor": "Core 2 Duo Allendale (dual-core 64-bit, SIMD, large caches)", "transistor_count": 169000000.0, "year": 2007, "designer": "Intel", "process_nm_raw": "65\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.405762+00:00", "log2t": 27.33244800560636 }, { "processor": "Uniphier", "transistor_count": 250000000.0, "year": 2007, "designer": "Matsushita", "process_nm_raw": "45\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.405780+00:00", "log2t": 27.897352853986263 }, { "processor": "Core 2 Duo Wolfdale (dual-core 64-bit, SIMD, caches)", "transistor_count": 411000000.0, "year": 2007, "designer": "Intel", "process_nm_raw": "45\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.405724+00:00", "log2t": 28.614563153005857 }, { "processor": "AMD K10 quad-core 2M L3 (64-bit, large caches)", "transistor_count": 463000000.0, "year": 2007, "designer": "AMD", "process_nm_raw": "65\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.405688+00:00", "log2t": 28.78643695258441 }, { "processor": "SPARC64 VI (64-bit, SIMD, large caches)", "transistor_count": 540000000.0, "year": 2007, "designer": "Fujitsu", "process_nm_raw": "90\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.405799+00:00", "log2t": 29.008384166375006 }, { "processor": "POWER6 (64-bit, large caches)", "transistor_count": 789000000.0, "year": 2007, "designer": "IBM", "process_nm_raw": "65\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.405743+00:00", "log2t": 29.555450059337634 }, { "processor": "Six-core Xeon 7400 (64-bit, SIMD, large caches)", "transistor_count": 1900000000.0, "year": 2008, "designer": "Intel", "process_nm_raw": "45\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.405917+00:00", "log2t": 30.823352272542483 }, { "processor": "Atom (32-bit, large cache)", "transistor_count": 47000000.0, "year": 2008, "designer": "Intel", "process_nm_raw": "45\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.405875+00:00", "log2t": 25.48615742100181 }, { "processor": "Core 2 Duo Wolfdale 3M (dual-core 64-bit, SIMD, large caches)", "transistor_count": 230000000.0, "year": 2008, "designer": "Intel", "process_nm_raw": "45\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.405818+00:00", "log2t": 27.777058620268548 }, { "processor": "SPARC64 VII (64-bit, SIMD, large caches)", "transistor_count": 600000000.0, "year": 2008, "designer": "Fujitsu", "process_nm_raw": "65\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.405897+00:00", "log2t": 29.160387259820055 }, { "processor": "Core i7 (quad-core 64-bit, SIMD, large caches)", "transistor_count": 731000000.0, "year": 2008, "designer": "Intel", "process_nm_raw": "45\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.405837+00:00", "log2t": 29.445296165276613 }, { "processor": "AMD K10 quad-core 6M L3 (64-bit, SIMD, large caches)", "transistor_count": 758000000.0, "year": 2008, "designer": "AMD", "process_nm_raw": "45\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.405856+00:00", "log2t": 29.497622607495266 }, { "processor": "Six-core Opteron 2400 (64-bit, SIMD, large caches)", "transistor_count": 904000000.0, "year": 2009, "designer": "AMD", "process_nm_raw": "45\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.405935+00:00", "log2t": 29.751747531739362 }, { "processor": "SPARC64 VIIIfx (64-bit, SIMD, large caches)", "transistor_count": 760000000.0, "year": 2009, "designer": "Fujitsu", "process_nm_raw": "45\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.405954+00:00", "log2t": 29.50142417765512 }, { "processor": "Atom (Pineview) 64-bit, 1-core, 512 kB L2 cache", "transistor_count": 123000000.0, "year": 2010, "designer": "Intel", "process_nm_raw": "45\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.405972+00:00", "log2t": 26.874083074663414 }, { "processor": "Atom (Pineview) 64-bit, 2-core, 1 MB L2 cache", "transistor_count": 176000000.0, "year": 2010, "designer": "Intel", "process_nm_raw": "45\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.405991+00:00", "log2t": 27.39100018796147 }, { "processor": "SPARC T3 (16-core 64-bit, SIMD, large caches)", "transistor_count": 1000000000.0, "year": 2010, "designer": "Sun/Oracle", "process_nm_raw": "40\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.406010+00:00", "log2t": 29.897352853986263 }, { "processor": "Six-core Core i7 (Gulftown)", "transistor_count": 1170000000.0, "year": 2010, "designer": "Intel", "process_nm_raw": "32\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.406028+00:00", "log2t": 30.123861383794942 }, { "processor": "POWER7 32M L3 (8-core 64-bit, SIMD, large caches)", "transistor_count": 1200000000.0, "year": 2010, "designer": "IBM", "process_nm_raw": "45\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.406047+00:00", "log2t": 30.160387259820055 }, { "processor": "Quad-core z196[89] (64-bit, very large caches)", "transistor_count": 1400000000.0, "year": 2010, "designer": "IBM", "process_nm_raw": "45\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.406066+00:00", "log2t": 30.382779681156503 }, { "processor": "Quad-core Itanium Tukwila (64-bit, SIMD, large caches)", "transistor_count": 2000000000.0, "year": 2010, "designer": "Intel", "process_nm_raw": "65\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.406091+00:00", "log2t": 30.897352853986263 }, { "processor": "Xeon Nehalem-EX (8-core 64-bit, SIMD, large caches)", "transistor_count": 2300000000.0, "year": 2010, "designer": "Intel", "process_nm_raw": "45\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.406110+00:00", "log2t": 31.098986715155913 }, { "processor": "Quad-core + GPU Core i7 (64-bit, SIMD, large caches)", "transistor_count": 1160000000.0, "year": 2011, "designer": "Intel", "process_nm_raw": "32\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.406146+00:00", "log2t": 30.11147765933911 }, { "processor": "SPARC64 IXfx (64-bit, SIMD, large caches)", "transistor_count": 1870000000.0, "year": 2011, "designer": "Fujitsu", "process_nm_raw": "40\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.406128+00:00", "log2t": 30.800391124099175 }, { "processor": "Six-core Core i7/8-core Xeon E5 (Sandy Bridge-E/EP) (64-bit, SIMD, large caches)", "transistor_count": 2270000000.0, "year": 2011, "designer": "Intel", "process_nm_raw": "32\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.406165+00:00", "log2t": 31.08004515150245 }, { "processor": "Xeon Westmere-EX (10-core 64-bit, SIMD, large caches)", "transistor_count": 2600000000.0, "year": 2011, "designer": "Intel", "process_nm_raw": "32\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.406183+00:00", "log2t": 31.275864477239992 }, { "processor": "Xeon Phi (61-core 32-bit, 512-bit SIMD, caches)", "transistor_count": 5000000000.0, "year": 2012, "designer": "Intel", "process_nm_raw": "22\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.406350+00:00", "log2t": 32.219280948873624 }, { "processor": "Itanium Poulson (8-core 64-bit, SIMD, caches)", "transistor_count": 3100000000.0, "year": 2012, "designer": "Intel", "process_nm_raw": "32\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.406333+00:00", "log2t": 31.529621069485774 }, { "processor": "SPARC64 X (64-bit, SIMD, caches)", "transistor_count": 2990000000.0, "year": 2012, "designer": "Fujitsu", "process_nm_raw": "28\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.406221+00:00", "log2t": 31.477498338409642 }, { "processor": "Six-core zEC12 (64-bit, SIMD, large caches)", "transistor_count": 2750000000.0, "year": 2012, "designer": "IBM", "process_nm_raw": "32\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.406315+00:00", "log2t": 31.35678447262356 }, { "processor": "AMD Bulldozer (8-core 64-bit, SIMD, caches)", "transistor_count": 1200000000.0, "year": 2012, "designer": "AMD", "process_nm_raw": "32\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.406239+00:00", "log2t": 30.160387259820055 }, { "processor": "Quad-core + GPU Core i7 Ivy Bridge (64-bit, SIMD, caches)", "transistor_count": 1400000000.0, "year": 2012, "designer": "Intel", "process_nm_raw": "22\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.406277+00:00", "log2t": 30.382779681156503 }, { "processor": "Quad-core + GPU AMD Trinity (64-bit, SIMD, caches)", "transistor_count": 1303000000.0, "year": 2012, "designer": "AMD", "process_nm_raw": "32\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.406258+00:00", "log2t": 30.27918993789231 }, { "processor": "Atom \"Medfield\" (64-bit)", "transistor_count": 432000000.0, "year": 2012, "designer": "Intel", "process_nm_raw": "32\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.406202+00:00", "log2t": 28.686456071487644 }, { "processor": "POWER7+ (8-core 64-bit, SIMD, 80\u00a0MB L3 cache)", "transistor_count": 2100000000.0, "year": 2012, "designer": "IBM", "process_nm_raw": "32\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.406296+00:00", "log2t": 30.96774218187766 }, { "processor": "Apple A7 (dual-core 64/32-bit ARM64, \"mobile SoC\", SIMD, caches)", "transistor_count": 1000000000.0, "year": 2013, "designer": "Apple", "process_nm_raw": "28\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.406368+00:00", "log2t": 29.897352853986263 }, { "processor": "Six-core Core i7 Ivy Bridge E (64-bit, SIMD, caches)", "transistor_count": 1860000000.0, "year": 2013, "designer": "Intel", "process_nm_raw": "22\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.406386+00:00", "log2t": 30.792655475319567 }, { "processor": "POWER8 (12-core 64-bit, SIMD, caches)", "transistor_count": 4200000000.0, "year": 2013, "designer": "IBM", "process_nm_raw": "22\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.406404+00:00", "log2t": 31.96774218187766 }, { "processor": "Xbox One main SoC (64-bit, SIMD, caches)", "transistor_count": 5000000000.0, "year": 2013, "designer": "Microsoft, AMD", "process_nm_raw": "28\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.406424+00:00", "log2t": 32.219280948873624 }, { "processor": "Xeon Ivy Bridge-EX (15-core 64-bit, SIMD, caches)", "transistor_count": 4310000000.0, "year": 2014, "designer": "Intel", "process_nm_raw": "22\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.406515+00:00", "log2t": 32.00504072330063 }, { "processor": "Xeon Haswell-E5 (18-core 64-bit, SIMD, caches)", "transistor_count": 5560000000.0, "year": 2014, "designer": "Intel", "process_nm_raw": "22\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.406532+00:00", "log2t": 32.37243773693504 }, { "processor": "Apple A8X (tri-core 64/32-bit ARM64 \"mobile SoC\", SIMD, caches)", "transistor_count": 3000000000.0, "year": 2014, "designer": "Apple", "process_nm_raw": "20\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.406497+00:00", "log2t": 31.482315354707417 }, { "processor": "Apple A8 (dual-core 64/32-bit ARM64 \"mobile SoC\", SIMD, caches)", "transistor_count": 2000000000.0, "year": 2014, "designer": "Apple", "process_nm_raw": "20\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.406462+00:00", "log2t": 30.897352853986263 }, { "processor": "Quad-core + GPU Core i7 Haswell (64-bit, SIMD, caches)", "transistor_count": 1400000000.0, "year": 2014, "designer": "Intel", "process_nm_raw": "22\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.406443+00:00", "log2t": 30.382779681156503 }, { "processor": "Core i7 Haswell-E (8-core 64-bit, SIMD, caches)", "transistor_count": 2600000000.0, "year": 2014, "designer": "Intel", "process_nm_raw": "22\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.406479+00:00", "log2t": 31.275864477239992 }, { "processor": "SPARC M7 (32-core 64-bit, SIMD, caches)", "transistor_count": 10000000000.0, "year": 2015, "designer": "Oracle", "process_nm_raw": "20\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.406683+00:00", "log2t": 33.219280948873624 }, { "processor": "Quad-core + GPU GT2 Core i7 Skylake K (64-bit, SIMD, caches)", "transistor_count": 1750000000.0, "year": 2015, "designer": "Intel", "process_nm_raw": "14\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.406551+00:00", "log2t": 30.704707776043865 }, { "processor": "Dual-core + GPU Iris Core i7 Broadwell-U (64-bit, SIMD, caches)", "transistor_count": 1900000000.0, "year": 2015, "designer": "Intel", "process_nm_raw": "14\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.406570+00:00", "log2t": 30.823352272542483 }, { "processor": "Apple A9 (dual-core 64/32-bit ARM64 \"mobile SoC\", SIMD, caches)", "transistor_count": 2000000000.0, "year": 2015, "designer": "Apple", "process_nm_raw": "14\u00a0nm (Samsung)", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.406589+00:00", "log2t": 30.897352853986263 }, { "processor": "Apple A9 (dual-core 64/32-bit ARM64 \"mobile SoC\", SIMD, caches)", "transistor_count": 2000000000.0, "year": 2015, "designer": "Apple", "process_nm_raw": "16\u00a0nm (TSMC)", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.406606+00:00", "log2t": 30.897352853986263 }, { "processor": "Apple A9X (dual core 64/32-bit ARM64 \"mobile SoC\", SIMD, caches)", "transistor_count": 3000000000.0, "year": 2015, "designer": "Apple", "process_nm_raw": "16\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.406628+00:00", "log2t": 31.482315354707417 }, { "processor": "IBM z13 (64-bit, caches)", "transistor_count": 3990000000.0, "year": 2015, "designer": "IBM", "process_nm_raw": "22\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.406646+00:00", "log2t": 31.89374160043388 }, { "processor": "IBM z13 Storage Controller", "transistor_count": 7100000000.0, "year": 2015, "designer": "IBM", "process_nm_raw": "22\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.406665+00:00", "log2t": 32.72517187860358 }, { "processor": "Xeon Phi (72-core 64-bit, 512-bit SIMD, caches)", "transistor_count": 8000000000.0, "year": 2016, "designer": "Intel", "process_nm_raw": "14\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.406776+00:00", "log2t": 32.89735285398626 }, { "processor": "Xeon Broadwell-E5 (22-core 64-bit, SIMD, caches)", "transistor_count": 7200000000.0, "year": 2016, "designer": "Intel", "process_nm_raw": "14\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.406758+00:00", "log2t": 32.74534976054121 }, { "processor": "HiSilicon Kirin 960 (octa-core 64/32-bit ARM64 \"mobile SoC\", SIMD, caches)", "transistor_count": 4000000000.0, "year": 2016, "designer": "Huawei", "process_nm_raw": "16\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.406740+00:00", "log2t": 31.897352853986263 }, { "processor": "Core i7 Broadwell-E (10-core 64-bit, SIMD, caches)", "transistor_count": 3200000000.0, "year": 2016, "designer": "Intel", "process_nm_raw": "14\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.406702+00:00", "log2t": 31.575424759098897 }, { "processor": "Qualcomm Snapdragon 835 (octa-core 64/32-bit ARM64 \"mobile SoC\", SIMD, caches)", "transistor_count": 3000000000.0, "year": 2016, "designer": "Qualcomm", "process_nm_raw": "10\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.406812+00:00", "log2t": 31.482315354707417 }, { "processor": "Zip CPU (32-bit, for FPGAs)", "transistor_count": 1286.0, "year": 2016, "designer": "Gisselquist Technology", "process_nm_raw": "?", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.406794+00:00", "log2t": 10.328674927327947 }, { "processor": "Apple A10 Fusion (quad-core 64/32-bit ARM64 \"mobile SoC\", SIMD, caches)", "transistor_count": 3300000000.0, "year": 2016, "designer": "Apple", "process_nm_raw": "16\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.406720+00:00", "log2t": 31.61981887845735 }, { "processor": "Xeon (unspecified)", "transistor_count": 7100000000.0, "year": 2017, "designer": "Intel", "process_nm_raw": "14\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.406997+00:00", "log2t": 32.72517187860358 }, { "processor": "Xbox One X (Project Scorpio) main SoC (64-bit, SIMD, caches)", "transistor_count": 7000000000.0, "year": 2017, "designer": "Microsoft, AMD", "process_nm_raw": "16\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.406959+00:00", "log2t": 32.70470777604387 }, { "processor": "Xeon Platinum 8180 (28-core 64-bit, SIMD, caches)", "transistor_count": 8000000000.0, "year": 2017, "designer": "Intel", "process_nm_raw": "14\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.406977+00:00", "log2t": 32.89735285398626 }, { "processor": "IBM z14 (64-bit, SIMD, caches)", "transistor_count": 6100000000.0, "year": 2017, "designer": "IBM", "process_nm_raw": "14\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.406906+00:00", "log2t": 32.50616209666178 }, { "processor": "Centriq 2400 (64/32-bit, SIMD, caches)", "transistor_count": 18000000000.0, "year": 2017, "designer": "Qualcomm", "process_nm_raw": "10\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.407092+00:00", "log2t": 34.06727785542857 }, { "processor": "AMD Epyc (32-core 64-bit, SIMD, caches)", "transistor_count": 19200000000.0, "year": 2017, "designer": "AMD", "process_nm_raw": "14\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.407111+00:00", "log2t": 34.160387259820055 }, { "processor": "IBM z14 Storage Controller (64-bit)", "transistor_count": 9700000000.0, "year": 2017, "designer": "IBM", "process_nm_raw": "14\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.406924+00:00", "log2t": 33.175337601286024 }, { "processor": "HiSilicon Kirin 970 (octa-core 64/32-bit ARM64 \"mobile SoC\", SIMD, caches)", "transistor_count": 5500000000.0, "year": 2017, "designer": "Huawei", "process_nm_raw": "10\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.406941+00:00", "log2t": 32.35678447262356 }, { "processor": "POWER9 (64-bit, SIMD, caches)", "transistor_count": 8000000000.0, "year": 2017, "designer": "IBM", "process_nm_raw": "14\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.407015+00:00", "log2t": 32.89735285398626 }, { "processor": "Qualcomm Snapdragon 850 (octa-core 64/32-bit ARM64 \"mobile SoC\", SIMD, caches)", "transistor_count": 5300000000.0, "year": 2017, "designer": "Qualcomm", "process_nm_raw": "10\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.407148+00:00", "log2t": 32.3033452136621 }, { "processor": "Qualcomm Snapdragon 845 (octa-core 64/32-bit ARM64 \"mobile SoC\", SIMD, caches)", "transistor_count": 5300000000.0, "year": 2017, "designer": "Qualcomm", "process_nm_raw": "10\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.407129+00:00", "log2t": 32.3033452136621 }, { "processor": "AMD Ryzen 5 1600 Ryzen (64-bit, SIMD, caches)", "transistor_count": 4800000000.0, "year": 2017, "designer": "AMD", "process_nm_raw": "14\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.406888+00:00", "log2t": 32.160387259820055 }, { "processor": "AMD Zeppelin SoC Ryzen (64-bit, SIMD, caches)", "transistor_count": 4800000000.0, "year": 2017, "designer": "AMD", "process_nm_raw": "14\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.406869+00:00", "log2t": 32.160387259820055 }, { "processor": "Apple A10X Fusion (hexa-core 64/32-bit ARM64 \"mobile SoC\", SIMD, caches)", "transistor_count": 4300000000.0, "year": 2017, "designer": "Apple", "process_nm_raw": "10\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.407069+00:00", "log2t": 32.001689513801 }, { "processor": "SPARC64 XII (12-core 64-bit, SIMD, caches)", "transistor_count": 5450000000.0, "year": 2017, "designer": "Fujitsu", "process_nm_raw": "20\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.407051+00:00", "log2t": 32.343609083875826 }, { "processor": "Apple A11 Bionic (hexa-core 64/32-bit ARM64 \"mobile SoC\", SIMD, caches)", "transistor_count": 4300000000.0, "year": 2017, "designer": "Apple", "process_nm_raw": "10\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.406830+00:00", "log2t": 32.001689513801 }, { "processor": "AMD Zen CCX (core complex unit: 4 cores, 8 MB L3 cache)", "transistor_count": 1400000000.0, "year": 2017, "designer": "AMD", "process_nm_raw": "14\u00a0nm (GF\u00a014LPP)", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.406848+00:00", "log2t": 30.382779681156503 }, { "processor": "Freedom U500 Base Platform Chip (E51, 4\u00d7U54) RISC-V (64-bit, caches)", "transistor_count": 250000000.0, "year": 2017, "designer": "SiFive", "process_nm_raw": "28\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.407033+00:00", "log2t": 27.897352853986263 }, { "processor": "Apple A12X Bionic (octa-core 64/32-bit ARM64 \"mobile SoC\", SIMD, caches)", "transistor_count": 10000000000.0, "year": 2018, "designer": "Apple", "process_nm_raw": "7\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.407238+00:00", "log2t": 33.219280948873624 }, { "processor": "Tegra Xavier SoC (64/32-bit)", "transistor_count": 9000000000.0, "year": 2018, "designer": "Nvidia", "process_nm_raw": "12\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.407274+00:00", "log2t": 33.06727785542857 }, { "processor": "Fujitsu A64FX (64/32-bit, SIMD, caches)", "transistor_count": 8786000000.0, "year": 2018, "designer": "Fujitsu", "process_nm_raw": "7\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.407256+00:00", "log2t": 33.032559353416936 }, { "processor": "Qualcomm Snapdragon 8cx / SCX8180 (octa-core ARM64 \"mobile SoC\", SIMD, caches)", "transistor_count": 8500000000.0, "year": 2018, "designer": "Qualcomm", "process_nm_raw": "7\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.407220+00:00", "log2t": 32.9848156952366 }, { "processor": "HiSilicon Kirin 980 (octa-core ARM64 \"mobile SoC\", SIMD, caches)", "transistor_count": 6900000000.0, "year": 2018, "designer": "Huawei", "process_nm_raw": "7\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.407201+00:00", "log2t": 32.68394921587707 }, { "processor": "Apple A12 Bionic (hexa-core ARM64 \"mobile SoC\", SIMD, caches)", "transistor_count": 6900000000.0, "year": 2018, "designer": "Apple", "process_nm_raw": "7\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.407183+00:00", "log2t": 32.68394921587707 }, { "processor": "Qualcomm Snapdragon 855 (octa-core 64/32-bit ARM64 \"mobile SoC\", SIMD, caches)", "transistor_count": 6700000000.0, "year": 2018, "designer": "Qualcomm", "process_nm_raw": "7\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.407292+00:00", "log2t": 32.64151394955667 }, { "processor": "HiSilicon Kirin 710 (octa-core ARM64 \"mobile SoC\", SIMD, caches)", "transistor_count": 5500000000.0, "year": 2018, "designer": "Huawei", "process_nm_raw": "12\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.407165+00:00", "log2t": 32.35678447262356 }, { "processor": "AMD Epyc Rome (64-bit, SIMD, caches)", "transistor_count": 39540000000.0, "year": 2019, "designer": "AMD", "process_nm_raw": "7 & 12\u00a0nm (TSMC)", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.407560+00:00", "log2t": 35.202593819940745 }, { "processor": "AWS Graviton2 (64-bit, 64-core ARM-based, SIMD, caches)[144][145]", "transistor_count": 30000000000.0, "year": 2019, "designer": "Amazon", "process_nm_raw": "7\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.407542+00:00", "log2t": 34.80424344959478 }, { "processor": "IBM z15 SC chip (960 MB L4 cache)", "transistor_count": 12200000000.0, "year": 2019, "designer": "IBM", "process_nm_raw": "14\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.407489+00:00", "log2t": 33.50616209666178 }, { "processor": "Qualcomm Snapdragon 865 (octa-core 64/32-bit ARM64 \"mobile SoC\", SIMD, caches)", "transistor_count": 10300000000.0, "year": 2019, "designer": "Qualcomm", "process_nm_raw": "7\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.407578+00:00", "log2t": 33.261925286282114 }, { "processor": "HiSilicon Kirin 990 5G", "transistor_count": 10300000000.0, "year": 2019, "designer": "Huawei", "process_nm_raw": "7\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.407524+00:00", "log2t": 33.261925286282114 }, { "processor": "AMD Ryzen 9 3900X (64-bit, SIMD, caches, I/O die)", "transistor_count": 9890000000.0, "year": 2019, "designer": "AMD", "process_nm_raw": "7 & 12\u00a0nm (TSMC)", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.407507+00:00", "log2t": 33.203323374970644 }, { "processor": "AMD Zen 2 Renoir die", "transistor_count": 9800000000.0, "year": 2019, "designer": "AMD", "process_nm_raw": "7\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.407399+00:00", "log2t": 33.190134603214105 }, { "processor": "IBM z15 CP chip (12 cores, 256 MB L3 cache)", "transistor_count": 9200000000.0, "year": 2019, "designer": "IBM", "process_nm_raw": "14\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.407472+00:00", "log2t": 33.09898671515591 }, { "processor": "AMD Zen 2 core (0.5 MB L2 + 4 MB L3 cache)", "transistor_count": 475000000.0, "year": 2019, "designer": "AMD", "process_nm_raw": "7\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.407309+00:00", "log2t": 28.823352272542483 }, { "processor": "AMD Zen 2 server I/O die", "transistor_count": 8340000000.0, "year": 2019, "designer": "AMD", "process_nm_raw": "12\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.407382+00:00", "log2t": 32.9574002376562 }, { "processor": "HiSilicon Kirin 990 4G", "transistor_count": 8000000000.0, "year": 2019, "designer": "Huawei", "process_nm_raw": "7\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.407435+00:00", "log2t": 32.89735285398626 }, { "processor": "AMD Ryzen 7 3700X (64-bit, SIMD, caches, I/O die)", "transistor_count": 5990000000.0, "year": 2019, "designer": "AMD", "process_nm_raw": "7 & 12\u00a0nm (TSMC)", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.407417+00:00", "log2t": 32.479908857000325 }, { "processor": "AMD Zen 2 CCD (core complex die: 8 cores, 32 MB L3 cache)", "transistor_count": 3800000000.0, "year": 2019, "designer": "AMD", "process_nm_raw": "7\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.407345+00:00", "log2t": 31.823352272542483 }, { "processor": "AMD Zen 2 client I/O die", "transistor_count": 2090000000.0, "year": 2019, "designer": "AMD", "process_nm_raw": "12\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.407363+00:00", "log2t": 30.96085579629242 }, { "processor": "AMD Zen 2 CCX (core complex: 4 cores, 16 MB L3 cache)", "transistor_count": 1900000000.0, "year": 2019, "designer": "AMD", "process_nm_raw": "7\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.407326+00:00", "log2t": 30.823352272542483 }, { "processor": "Apple A13 (hexa-core 64-bit ARM64 \"mobile SoC\", SIMD, caches)", "transistor_count": 8500000000.0, "year": 2019, "designer": "Apple", "process_nm_raw": "7\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.407454+00:00", "log2t": 32.9848156952366 }, { "processor": "HiSilicon Kirin 9000", "transistor_count": 15300000000.0, "year": 2020, "designer": "Huawei", "process_nm_raw": "5\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.407650+00:00", "log2t": 33.83281260179155 }, { "processor": "Apple M1 (octa-core 64-bit ARM64 SoC, SIMD, caches)", "transistor_count": 16000000000.0, "year": 2020, "designer": "Apple", "process_nm_raw": "5\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.407632+00:00", "log2t": 33.89735285398626 }, { "processor": "Apple A14 Bionic (hexa-core 64-bit ARM64 \"mobile SoC\", SIMD, caches)", "transistor_count": 11800000000.0, "year": 2020, "designer": "Apple", "process_nm_raw": "5\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.407614+00:00", "log2t": 33.45806780846074 }, { "processor": "TI Jacinto TDA4VM (ARM A72, DSP, SRAM)", "transistor_count": 3500000000.0, "year": 2020, "designer": "Texas Instruments", "process_nm_raw": "16\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.407596+00:00", "log2t": 31.704707776043865 }, { "processor": "AMD Zen 3 CCX (core complex unit: 8 cores, 32 MB L3 cache)", "transistor_count": 4080000000.0, "year": 2020, "designer": "AMD", "process_nm_raw": "7\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.407668+00:00", "log2t": 31.925922006183033 }, { "processor": "AMD Zen 3 CCD (core complex die)", "transistor_count": 4150000000.0, "year": 2020, "designer": "AMD", "process_nm_raw": "7\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.407685+00:00", "log2t": 31.950464190445825 }, { "processor": "Core 11th gen Rocket Lake (8-core 64-bit, SIMD, large caches)", "transistor_count": 6000000000.0, "year": 2021, "designer": "Intel", "process_nm_raw": "14\u00a0nm +++ 14\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.407705+00:00", "log2t": 32.48231535470742 }, { "processor": "AMD Ryzen 7 5800H (64-bit, SIMD, caches, I/O and GPU)", "transistor_count": 10700000000.0, "year": 2021, "designer": "AMD", "process_nm_raw": "7\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.407723+00:00", "log2t": 33.316891745500044 }, { "processor": "Apple A15", "transistor_count": 15000000000.0, "year": 2021, "designer": "Apple", "process_nm_raw": "5\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.407757+00:00", "log2t": 33.80424344959478 }, { "processor": "Dimensity 9000 (ARM64 SoC)", "transistor_count": 15300000000.0, "year": 2021, "designer": "Mediatek", "process_nm_raw": "4\u00a0nm (TSMC N4)", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.407833+00:00", "log2t": 33.83281260179155 }, { "processor": "Apple M1 Pro (10-core, 64-bit)", "transistor_count": 33700000000.0, "year": 2021, "designer": "Apple", "process_nm_raw": "5\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.407775+00:00", "log2t": 34.97202954028076 }, { "processor": "Power10 dual-chip module (30 SMT8 cores or 60 SMT4 cores)", "transistor_count": 36000000000.0, "year": 2021, "designer": "IBM", "process_nm_raw": "7\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.407813+00:00", "log2t": 35.06727785542857 }, { "processor": "Apple M1 Max (10-core, 64-bit)", "transistor_count": 57000000000.0, "year": 2021, "designer": "Apple", "process_nm_raw": "5\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.407793+00:00", "log2t": 35.730242868151 }, { "processor": "Apple M1 Ultra (dual-chip module, 2\u00d710 cores)", "transistor_count": 114000000000.0, "year": 2022, "designer": "Apple", "process_nm_raw": "5\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.407870+00:00", "log2t": 36.730242868151 }, { "processor": "AMD EPYC Genoa (4th gen/9004 series) 13-chip module (up to 96 cores and 384 MB (L3) + 96 MB (L2) cache)[180]", "transistor_count": 90000000000.0, "year": 2022, "designer": "AMD", "process_nm_raw": "5\u00a0nm (CCD) 6\u00a0nm (IOD)", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.407982+00:00", "log2t": 36.38920595031593 }, { "processor": "AMD Epyc 7773X (Milan-X) (multi-chip module, 64 cores, 768 MB L3 cache)", "transistor_count": 26000000000.0, "year": 2022, "designer": "AMD", "process_nm_raw": "7 & 12\u00a0nm (TSMC)", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.407889+00:00", "log2t": 34.597792572127354 }, { "processor": "IBM Telum dual-chip module (2\u00d78 cores, 2\u00d7256 MB cache)", "transistor_count": 45000000000.0, "year": 2022, "designer": "IBM", "process_nm_raw": "7\u00a0nm (Samsung)", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.407907+00:00", "log2t": 35.38920595031593 }, { "processor": "Dimensity 9200 (ARM64 SoC)", "transistor_count": 17000000000.0, "year": 2022, "designer": "Mediatek", "process_nm_raw": "4\u00a0nm (TSMC N4P)", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.407945+00:00", "log2t": 33.9848156952366 }, { "processor": "Qualcomm Snapdragon 8 Gen 2 (octa-core ARM64 \"mobile SoC\", SIMD, caches)", "transistor_count": 16000000000.0, "year": 2022, "designer": "Qualcomm", "process_nm_raw": "4\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.407962+00:00", "log2t": 33.89735285398626 }, { "processor": "Apple A16 (ARM64 SoC)", "transistor_count": 16000000000.0, "year": 2022, "designer": "Apple", "process_nm_raw": "4\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.407851+00:00", "log2t": 33.89735285398626 }, { "processor": "Apple M2 (octa-core 64-bit ARM64 SoC, SIMD, caches)", "transistor_count": 20000000000.0, "year": 2022, "designer": "Apple", "process_nm_raw": "5\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.407926+00:00", "log2t": 34.219280948873624 }, { "processor": "AMD Instinct MI300A (multi-chip module, 24 cores, 128\u00a0GB GPU memory + 256\u00a0MB (LLC/L3) cache)", "transistor_count": 146000000000.0, "year": 2023, "designer": "AMD", "process_nm_raw": "5\u00a0nm (CCD, GCD) 6\u00a0nm (IOD)", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.408211+00:00", "log2t": 37.087177412866275 }, { "processor": "Apple M2 Ultra (two M2 Max dies)", "transistor_count": 134000000000.0, "year": 2023, "designer": "Apple", "process_nm_raw": "5\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.408174+00:00", "log2t": 36.96344204444404 }, { "processor": "Apple M3 Max (16-core 64-bit ARM64 SoC, SIMD, caches)", "transistor_count": 92000000000.0, "year": 2023, "designer": "Apple", "process_nm_raw": "3\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.408074+00:00", "log2t": 36.42091481004327 }, { "processor": "AMD Epyc Bergamo (4th gen/97X4 series) 9-chip module (up to 128 cores and 256 MB (L3) + 128 MB (L2) cache)", "transistor_count": 82000000000.0, "year": 2023, "designer": "AMD", "process_nm_raw": "5\u00a0nm (CCD) 6\u00a0nm (IOD)", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.408193+00:00", "log2t": 36.25490485860435 }, { "processor": "Apple M2 Max (12-core 64-bit ARM64 SoC, SIMD, caches)", "transistor_count": 67000000000.0, "year": 2023, "designer": "Apple", "process_nm_raw": "5\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.408155+00:00", "log2t": 35.96344204444404 }, { "processor": "Apple M2 Pro (12-core 64-bit ARM64 SoC, SIMD, caches)", "transistor_count": 40000000000.0, "year": 2023, "designer": "Apple", "process_nm_raw": "5\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.408137+00:00", "log2t": 35.219280948873624 }, { "processor": "Apple M3 Pro (dodeca-core 64-bit ARM64 SoC, SIMD, caches)", "transistor_count": 37000000000.0, "year": 2023, "designer": "Apple", "process_nm_raw": "3\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.408056+00:00", "log2t": 35.10680621961521 }, { "processor": "Apple M3 (octa-core 64-bit ARM64 SoC, SIMD, caches)", "transistor_count": 25000000000.0, "year": 2023, "designer": "Apple", "process_nm_raw": "3\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.408037+00:00", "log2t": 34.541209043760986 }, { "processor": "Apple A17", "transistor_count": 19000000000.0, "year": 2023, "designer": "Apple", "process_nm_raw": "3\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.408096+00:00", "log2t": 34.14528036742985 }, { "processor": "HiSilicon Kirin 9000s", "transistor_count": 9510000000.0, "year": 2023, "designer": "Huawei", "process_nm_raw": "7\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.408000+00:00", "log2t": 33.1467981950721 }, { "processor": "Sapphire Rapids quad-chip module (up to 60 cores and 112.5 MB of cache)[189]", "transistor_count": 46000000000.0, "year": 2023, "designer": "Intel", "process_nm_raw": "10\u00a0nm ESF (Intel 7)", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.408118+00:00", "log2t": 35.42091481004327 }, { "processor": "Apple M4 (deca-core 64-bit ARM64 SoC, SIMD, caches)", "transistor_count": 28000000000.0, "year": 2024, "designer": "Apple", "process_nm_raw": "3\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.408018+00:00", "log2t": 34.70470777604387 }, { "processor": "NVIDIA Vera (multi-chip module, 88-cores 64-bit Armv9.2, 176MB L2 + 162MB L3 cache)", "transistor_count": 227000000000.0, "year": 2026, "designer": "Nvidia", "process_nm_raw": "3\u00a0nm", "source_url": "https://en.wikipedia.org/wiki/Transistor_count", "fetched_at": "2026-08-23T16:28:05.408247+00:00", "log2t": 37.72390134127718 } ] }